Ask, Learn and Innovate
  • HOME
  • About Us
  • Team
  • Video Library
    • Lectures
    • Seminars
  • Resources
    • Conferences
    • Recommended Syllabus >
      • Analog Design
      • Embedded System
      • Digital Design
      • MEMS
      • CAD Courses
    • Design & Testing >
      • Design Flow
      • CAD Tools
      • Fabrication
      • Design tools & Testing facilites
    • VLSI Research Centers In Egypt >
      • Graduation projects
      • Postgraduate Theses
    • VLSI Business >
      • VLSI Companies in Egypt
      • Embedded SystemsCompanies in Egypt
      • Incubators
      • Certification
      • Patenting in Egypt
  • Jobs

CAD Courses 



Introduction to  Electronic Design Automation

 Content
  • Introduction to electronic design automation & SPICE concepts 
Part 1: Introduction to EDA

  • 1.1 The need for EDA
  • 1.2 Hardware description languages
  • 1.3 The design process
  • 1.4 Semi-custom design tools
    • 1.4.1 Design entry
    • 1.4.2 Design verification
    • 1.4.3 Design layout
  • 1.5 Full custom design tools
    • 1.5.1 Design entry
    • 1.5.2 Design layout
    • 1.5.3 Design verification
  • 1.6 Low and high level tools
Part 2: SPICE Concepts

  • 1.7  The role of circuit simulators
  • 1.8  A brief history of SPICE
  • 1.9  Circuit components
  • 1.10  Coding a circuit for simulation
  • 1.11  Simulating a circuit
  • 1.12  Types of analysis
    • 1.12.1 DC analysis
      • SAQ and associated SPICE Exercise 1
    • 1.12.2 AC analysis
      • SAQ and associated SPICE Exercise 2
    • 1.12.3 Transient analysis
      • SAQ and associated SPICE Exercise 3
  • 1.13  Obtaining results
    • 1.13.1 DC convergence problems
    • 1.13.2 Transient analysis problems
  • Semiconductor modeling in SPICE 
  • 2.1 Representing semiconductor devices
  • 2.2 Coding semiconductor devices
  • 2.3 The diode model
    • SAQ and associated SPICE Exercise 4
  • 2.4 The bipolar transistor model
    • SAQ and associated SPICE Exercise 5
  • 2.5 The junction field effect transistor model
  • 2.6 The metal oxide semiconductor field effect transistor model
    • SAQ and associated SPICE Exercise 6
  • Fault simulation and test pattern generation 
  • 3.1 The Need for Testing
  • 3.2 Role of the Fault Simulator
  • 3.3 Fault Simulator Operation
  • 3.4 Fault Simulation in the Design Process
  • 3.5 Basic Testing Concepts
    • 3.5.1 The SA0 and SA1 Fault Model
    • 3.5.2 Controllabilty and Observability
    • 3.5.3 Fault Categories
    • 3.5.4 Fault Simulation
    • SAQ and associated Verifault Exercise 1
  • 3.6 Test pattern Generation
    • SAQ and associated Verifault Exercise 2
  • 3.7 Fault Simulation of Sequential Circuits
  • 3.8 Behavioral Fault Simulation
  • Introduction to VHDL 
  • Elements of VHDL 
  • Describing digital systems using VHDL 
  • Hierarchy, regularity and an introduction to test benches 
  • VHDL for synthesis 
  • From VHDL to verilog-HDL